


## N-Channel Enhancement Mode Field Effect Transistor



### Product Summary

- $V_{DS}$  40V
- $I_D$  145A
- $R_{DS(ON)}$ ( at  $V_{GS}=10V$ )  $<2.9m\Omega$
- 100% EAS Tested
- 100%  $\nabla V_{DS}$  Tested

### General Description

- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free
- AEC-Q101 Qualified

### Applications

- Engine-management systems
- Body control electronics
- DC-DC convertor

### Limiting Values

Parameter		Symbol	Min	Max	Unit		
Drain-source Voltage	$T_J \geq 25^\circ\text{C}; T_J \leq 175^\circ\text{C}$	$V_{DS}$	-	40	V		
Gate-source Voltage	$T_J \leq 175^\circ\text{C}; \text{DC}$	$V_{GS}$	-20	20	V		
Continuous Drain Current (Note 1,2)	Steady-State	$I_D$	$T_A=25^\circ\text{C}$	-	23.4	A	
			$T_A=100^\circ\text{C}$	-	17		
Continuous Drain Current (Note 1,3)	Steady-State		$T_C=25^\circ\text{C}$ , Chip limitation	-	145		
			$T_C=100^\circ\text{C}$	-	102		
Pulsed Drain Current	$T_C=25^\circ\text{C}, t_p=100\mu\text{s}$	$I_{DM}$	-	580	A		
Avalanche energy (non-repetitive)	$V_G=10V, R_G=25\Omega, L=0.5mH, I_{AS}=29A$	EAS	-	210	mJ		
Total Power Dissipation (Note 1,2)	Steady-State	$P_D$	$T_A=25^\circ\text{C}$	-	2.7	W	
			$T_A=100^\circ\text{C}$	-	1.3		
Total Power Dissipation (Note 1,3)	Steady-State		$T_C=25^\circ\text{C}$	-	107		
			$T_C=100^\circ\text{C}$	-	53		
Junction and Storage Temperature Range			$T_J, T_{STG}$	-55	175		$^\circ\text{C}$

### Thermal Resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient (Note 2)	Steady-State	$R_{\theta JA}$	-	54	$^\circ\text{C/W}$
Thermal Resistance Junction-to-Case	Steady-State	$R_{\theta JC}$	-	1.4	

### Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJG2D9G04HHQ	F1	YJG2D9G04H	5000	10000	100000	13" reel



# YJG2D9G04HHQ

## ■ Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> =1mA	40	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V	-	-	1	μA
		V <sub>DS</sub> =40V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C	-	-	100	
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V, V <sub>DS</sub> =0V	-	-	±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250μA	2.0	3.0	4.0	V
Static Drain-Source On-Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =50A	-	2.2	2.9	mΩ
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =50A, V <sub>GS</sub> =0V	-	-	1.2	V
Gate resistance	R <sub>G</sub>	f=1MHz	-	2.8	-	Ω
Maximum Body-Diode Continuous Current	I <sub>S</sub>		-	-	110	A
<b>Dynamic Parameters</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1MHz	-	2400	-	pF
Output Capacitance	C <sub>oss</sub>		-	630	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		-	20	-	
<b>Switching Parameters</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =50A	-	33.4	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	11.7	-	
Gate-Drain Charge	Q <sub>gd</sub>		-	6.7	-	
Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> =50A, di/dt=100A/us	-	13	-	nC
Reverse Recovery Time	t <sub>rr</sub>		-	24.5	-	ns
Turn-on Delay Time	t <sub>D(on)</sub>	V <sub>GS</sub> =10V, V <sub>DD</sub> =20V, I <sub>D</sub> =50A R <sub>GEN</sub> =3Ω	-	16.7	-	ns
Turn-on Rise Time	t <sub>r</sub>		-	122.4	-	
Turn-off Delay Time	t <sub>D(off)</sub>		-	26.9	-	
Turn-off fall Time	t <sub>f</sub>		-	11.3	-	

Note:

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
2. The value of R<sub>θJA</sub> is measured with the device mounted on the 40mm\*40mm\*1.1mm single layer FR-4 PCB board with 1 in<sup>2</sup> pad of 2oz. Copper, in the still air environment with TA =25°C. The maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
3. Thermal resistance from junction to soldering point (on the exposed drain pad).



# YJG2D9G04HHQ

## Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance



# YJG2D9G04HHQ




Figure 7. RDS(on) VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

## ■ Test Circuits & Waveforms




Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform





Figure B. Gate Charge Test Circuit & Waveform





Figure C. Resistive Switching Test Circuit & Waveform






Figure D. Diode Recovery Test Circuit & Waveform




# YJG2D9G04HHQ


## ■ PDFN5060-8L-B-1.1MM Package information




Top View  
正面视图



Bottom View  
背面视图



Side View  
侧面视图



Suggested Solder Pad Layout  
Top View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2			0.10
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
E3	0.254 REF		
E4	0.21 REF		
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		

Note:

1. Controlling dimension: in millimeters.
2. General tolerance:  $\pm 0.10$ mm.
3. The pad layout is for reference purposes only.



## YJG2D9G04HHQ

---

### Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with automotive electronics, are not designed for use in medical, life-saving, lifesustaining, or military, Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.21yangjie.com>, or consult your nearest Yangjie's sales office for further assistance.





# YJG2D9G04HHQ

---

REV.	EFFECTIVE DATE	REVISION HISTORY	PREPARED
0.5	2024.8.13	Initial	Congqi.Zhang